Introduction
While CMOS technology continues its scaling down process and enters the nano-meter generations, the shrinking of MOSFET channel length and gate oxide thickness is causing more reliability problems. HfSiON is one of the most promising gate dielectric to replace SiON due to its relatively high dielectric constant, satisfied thermal stability, better leakage characteristics and lower mobility degradation [1, 2] . Recently, reliability issues of the HfSiON dielectric such as positive bias temperature instability (PBTI) and hot-carrier injection (HCI) induced degradation have been extensively investigated [3, 4] . However, problems of HCI reliability of the HfSiON with dual-oxide scheme (HfSiON/SiO 2 ) is still not very clear [5] .
In this work, nMOSFETs with dual-oxide structure where HfSiON has different compositions (Hf : Si = 3 : 1, 1 : 1 and 1 : 3) were subjected to channel hot-carrier (CHC) stress. Although, HfSiON gate dielectric with different compositions have been studied [6] , however, some of the interfacial properties including the increment of oxide trapped charges (ΔN ot ), the increment of the density of interfacial traps per area (ΔN it ), the increment of the density of interfacial traps per area and energy (ΔD it ), and the variation in the energy distribution of interfacial traps density (D it ) of before and after stress have not been addressed in detail. And those will be discussed in this report.
Experiments and Results
All test devices were fabricated using 90 nm node process of UMC. The p-type silicon wafers were used as the starting substrate. Following the cleaning procedures, 5 Å chemical oxide was performed. Next, 2 nm HfSiON (Hf : Si = 3 : 1, 1 : 1 and 1 : 3) thin film was deposited by atomic layer deposition (ALD). The PNA temperature was performed at 800 ℃ in NH 3 for 60 s. Finally, poly-Si with 150 nm thickness was deposited as top gate electrode. The nMOSFETs used in these experiments have the effective gate length of 90 nm and effective gate width of 10 μm. The stress conditions are summarized in Table I . The threshold voltage (V t,lin ) was determined using constant current method (V t,lin = V G @ I d = 100 nA×W/L). Moreover, the charge pumping (CP) method was utilized to analyze interfacial properties. Fig. 1 shows the experimental I d,sat degradation (ΔI d,sat ) vs. stress time at 125 ℃ and V D = V G = 2.2 V for three kinds of devices. It is obvious that Hf : Si = 3 : 1 degrades more severely than the others. Fig. 2 shows the ΔI d,sat ratios at different temperatures and stress voltages with 3000 s. The degradations are increased as temperature rose from 25 ℃ to 125 ℃ due to the reverse temperature effect [7] . shows ΔV t,lin vs. stress time at CHC stress mode for three kinds of devices. Using the model provided by [7] , ΔV t,lin can be expressed as Eq. (1) in TableⅡ. All parameters of predicted lifetime such as Α, n, β, and γ can be extracted from the above tested data and exhibited in Table Ⅲ . According to Eq. (1) and Table Ⅲ (1) in table Ⅱ, the lifetimes of the three kinds of devices can be calculated and drawn as in Fig. 6 .
In order to understand the influence of the N ot and D it on the device lifetime, the CP method was utilized to analyze interfacial properties in this work. Fig. 7 shows the I cp of three kinds of devices before and after stressed 3000 s at 125 ℃ and V D = V G = 2.2 V. Using Eq. (2) in Table Ⅱ 11 cm 2 -eV -1 for Hf : Si = 3 : 1, 1 : 1, and 1 : 3, respectively. After CHC stress, the almost same ΔN it and ΔD it of three kinds of devices may be attributed to the same base oxide (5 Å chemical oxide) and are almost independent of Hf contents. The ΔN ot is minimized at Hf : Si = 1 : 3 and as Hf content increases further increase due to high Hf content induces more oxide traps. Fig. 8 shows the energy distribution of the D it in the Si bandgap extracting before and after stressed 3000 s at 125 ℃ and V D = V G = 2.2 V using Eqs. (3)- (5) in Table Ⅱ for three kinds of devices. Table  Ⅳ summarizes the parameters of this work.
Conclusions
In conclusion, HCI reliability of ALD HfSiON gate dielectric with different compositions were fabricated and investigated. The HCI degradation of ALD HfSiON gate dielectric are minimized at Hf : Si = 1 : 3 and this result is different to [6] may be attributed to different oxide structure (in this work is dual-oxide). After stress, the similar ΔN it and ΔD it of three kinds of devices may be attributed to the same base oxide and are almost independent of Hf contents. Moreover, the experimental results reveal that the ΔN ot strongly depends on Hf content. Finally, using the powerful CP technique, the ΔN it , ΔD it , ΔN ot and energy distribution of interfacial traps were characterized and summarized in Table Ⅳ 1.E-04
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